



EPT OSCILLOSCOPE INTERFACE BOARD DEVELOPMENT

Debugging the EPT DSO V1 board has been performed using a Mixed Signal Oscilloscope. 16 digital signals can be monitored and displayed on the Oscilloscope. Also four channels of analog can be displayed as well.



Single Board PCB with 24 I/O pins broken out to connectors for connections to DSO.


There has been many cut traces and jumper wires added to the EPT DSO during debug.



Probing the EPT Oscilloscope Int Board with Logic Analyzer and Oscilloscope to examine signals in real time.

Internal FPGA signals are connected to FPGA pins which allows these signals to be displayed on the Oscilloscope.


This screen shot from the Oscilloscope shows the FPGA internal signals communicating with Memory and SPI blocks.




ADC State Machine Controller
Internal Memory Bus Grant/Request
Oscilloscope Measurement of signal applied to the ADC
External SPI Bus to PGA

FPGA Code is initiated by the UnoProlyzer Software. This software is also used to capture and display signals from the ADC.


This is a screen shot from the UnoProlyzer Software. This shows the four channels being populated with data from ADC.



The FPGA is correctly cycling through all four channels and storing the results of the ADC conversion correctly in its local memory.



This verifies that the PGA and FPGA channel switching is occurring correctly. The issues that can be seen are the "glitches" (positive going pulses) that occur every few milliseconds. The height of these pulses does not seem to be correlated to fixed value. These will have to be investigated further.



Four analog channels are displayed as:
• Channel 1 = 0V
• Channel 2 = 0.6V
• Channel 3 = 0.8V
• Channel 4 = 1.0V

The next issue to notice is that the values are 0V, 0.6V, 0.8V and 1.0V.

The EPT DSO board has fixed voltage dividers providing a test voltage for each of the four channels. From the oscilloscope screen shot, it can be seen that

- Channel 1 = 100mV
- Channel 2 = 200mV
- Channel 3 = 400mV
- Channel 4 = 600mV

The ADC converts these positive values into the upper half of the eight bit range of values. The ADC uses a reference voltage of 1.2V to peak. This means the Maximum Positive Voltage the ADC will correctly convert is 0.6V.

FUNCTIONAL BLOCK DIAGRAM




Table I. Output Coding (VREF = 1.25 V)

Step	$A_{IN} - \bar{A}_{IN}$	Digital Output
255	0.512	1111 1111
•	•	•
•	•	•
128	0.002	1000 0000
127	-0.002	0111 1111
•	•	•
•	•	•
0	-0.512	0000 0000

So, the positive range of the ADC means that:
0.0V = 128 counts from the ADC
0.6V = 256 counts from the ADC

For the negative range on the ADC:
-0.6V = 0 counts from the ADC

```

n = StorageArray[xpos];
else
StorageArray[xpos] = n;

// n between 0 and 1023
//System.Single y = 0;
//System.Single volt = 0;
int yint = 0;

//Scaling to be used on the incoming data
int BitScale = 1024;

//Scale the data words to 16 bits
double Data = (double)((n * 450) / BitScale);

n = (int)Data;
//ymax = 256;
ymin = 225;

// scale the voltage according to the voltage scale control
    
```

The UnoProlyzer Software is set up for values from a 10 Bit ADC (the UnoProlyc2). This can be seen from the above code snippet with multiplying the sample "n" by 450 (This gives an offset of 450 pixels from the top most pixel. The resulting conditioned value will be subtracted from the bottom most pixel value before displaying the pixel value. This is a method to place the pixel correctly in the oscilloscope window). Then dividing by the total number of counts per ADC range (the old value of 1024 counts has not been changed from the UnoProlyc2's 10 bit ADC). This value should be 256.

So, a value of 128 will be displayed as 0.5V on the UnoProlyzer Oscilloscope window. The positive deflections from 128 will be displayed as increments from +0.5V up to +1.0V on the UnoProlyzer Oscilloscope window. This will be fixed in the next release of software.

Next issue to notice is the ADC is a true bipolar input. This means for the positive range of the ADC:


0.0V = 128 counts from the ADC
0.6V = 256 counts from the ADC

For the negative range on the ADC:
-0.6V = 0 counts from the ADC

ABSOLUTE MAXIMUM RATINGS⁽¹⁾
Over operating free-air temperature range, unless otherwise noted.


Parameter	PGA112, PGA113, PGA116, PGA117	UNIT
Supply Voltage	V _D	V
Digital Input Terminals, Voltage ⁽¹⁾	GRD - 0.5 to (V _D + 0.5)	V
Digital Input Terminals, Current ⁽¹⁾	±15	mA
Output Short-Circuit	Continuous	
Operating Temperature	-40 to +125	°C
Storage Temperature	-65 to +150	°C
Junction Temperature	+150	°C
Human Body Model (HBM) ESD Ratings	3000	V
Charged Device Model (CDM) ESD Ratings	1000	V
Machine Model (MM) ESD Ratings	500	V

This is a problem because the PGA117 part is unipolar only. It only accepts and outputs signal from 0V to AVDD. So, this analog front end will never correctly display the output of the Op-Amp signal conditioners.



Redesigning the circuit to remove the PGA117 part will eliminate the need of the circuit to select a single channel for input into the ADC. So, we need a hardware switching mechanism to select a channel.

After searching through several analog multiplexor parts, it was determined that there is not a good cheap part to accomplish this switching at the analog signal level.



So, it was determined that four separate 8 Bit High Speed ADC's would be used with their output buses tied to 8 bit transceivers. The output of the transceivers will be connected to one eight bit bus that is connected to the FPGA.

This scheme will allow the FPGA to select a channel by turning on the Output Enable signal of the selected channel. The multiplexing is done at the digital level.

This approach of using four separate 8 Bit ADCs will increase the cost of the overall board. However, the benefits are true 80MSamples per Second for each channel. So, each channel will have a bandwidth of 10-15MHz.

Besides the increased cost of the board, the size of the board will grow to accommodate the extra ICs. The new schematic and layout are complete. The design and layout are being reviewed at this time. The new layout is below.

